Abstract-This letter describes low-power design techniques that are demonstrated with a 2.4 GHz RF front-end consuming 0.77 mW while having a −4.5 dBm in-band third-order intermodulation intercept point (IIP3), a noise figure (NF) of 6.3 dB, and a spuriousfree dynamic range (SFDR) up to 62.8 dB. Cross-coupling capacitors in the active mixer alleviate the gain loss due to parasitic capacitances. They also provide paths from the common sources of the switching stage to the low-noise amplifier load, forming inductor-capacitor filters that improve linearity. The proposed RF front-end was fabricated in a 130 nm CMOS process to exemplify the design techniques with specifications for ZigBee applications.
I. INTRODUCTION

I
N the quest towards achieving the Internet of Things, ubiquitous wireless connections and interferences demand high spurious-free dynamic range (SFDR) receiver designs, which is challenging with sub-1 V supply voltage and sub-mW power consumption. Current-reuse structures [1] and folded structures with on-chip transformers [2] provide promising solutions for ultra-low power front-ends. However, the linearity performance is typically compromised as a result of low-power and lowvoltage design. Methods using a passive gain stage instead of the classic low-noise amplifier (LNA) combined with a passive mixer [3] or a passive mixer-first structure [4] can realize high linearity with minimal power, but the associated low frontend gain augments the noise contribution from the subsequent baseband stages. This letter describes low-power design techniques that are validated with measurements of an RF front-end consuming 0.77 mW while having a −4.5 dBm in-band third-order intermodulation intercept point (IIP3), a noise figure (NF) of 6.3 dB, and a SFDR up to 62.8 dB. Instead of utilizing a passive mixer, an active mixer was adopted to trade off linearity against voltage gain and noise figure. For weak inversion operation, crosscoupling capacitors can be utilized to alleviate gain degradation due to parasitic capacitances, as shown by the simulations of a standalone mixer in [5] . The work presented in this letter introduces the reuse of inductors in the LNA load tank to aid linearization and to alleviate loading effects when an LNA is combined with an active mixer having cross-coupling capacitors. The shared inductors form filters together with the crosscoupling capacitors in the mixer, leading to improved linearity while enabling adequate gain with low power consumption.
II. DESIGN TECHNIQUES
The schematic of the front-end architecture is shown in Fig. 1 , which includes a pseudo-differential common-source LNA and a double-balanced active mixer. The current efficiency (g m /I d ) of the input transistors in the LNA and mixer are 22 and 24, respectively. The voltage headroom is relaxed due to the weak inversion operation. To realize transconductances comparable to transistors in strong inversion, high width/length (W/L) ratios were chosen as annotated in Fig. 1 , introducing large parasitic capacitances (C P in Fig. 2 ) that would cause conversion gain loss. To avoid this, the cross-coupling capacitors C C create negative capacitances [5] approximately equal to (1 − 1/A) · C C 1531-1309 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. at the common sources of the switching stage to partially cancel C P because 0.5 < A < 1 by design as annotated in Fig. 2(b) , but they also add undesirable Miller capacitances at the inputs of the mixer that load the LNA stage. The inductors in the LNA load are used to resonate with the input capacitance at the RF input frequency as visualized in Fig. 2(b) . A moderate LNA gain around 15 dB was chosen to reduce the linearity requirement for the mixer that has a conversion gain of 8 dB.
With the aforementioned low-power design approach, the frontend is able to realize a 22.7 dB voltage gain with 0.77 mW power consumption and a single 0.7 V supply.
A. IIP3 Improvement
As indicated in Fig. 3(a) , the cross-coupling capacitors provide paths from the common sources of the mixer switching stage to the LNA load, forming inductor-capacitor (LC) filters. These filters create low impedances at a frequency that is twice of the local oscillator (LO) frequency, thereby attenuating the common-mode voltage swing due to LO self-mixing, which significantly improves the IIP3 as in [6] . Thus, the co-design of the LNA and mixer in the presented front-end leads to further performance improvement, including IIP3 increase that is 2 dB in this case. The cross-coupling capacitors and the LNA load form feedback paths for the drain current of a mixer input transistor to interact with the gate-to-source voltage of the input transistor in the other branch. The second-order response from the drain current and the fundamental signal mix to produce a third-order intermodulation (IM3) product that can be designed to cancel the third-order nonlinearity [7] .
B. IIP2 Considerations
The common-source LNA topology in Fig. 1 employs a linearization method based on [8] for the first time within a fabricated RF front-end, which is why it includes an inductor between the gate of the cascode transistor and the supply voltage. Section III of this letter contains first proof-of-concept measurement results for the realization of this linearization approach with a subthreshold LNA loaded by this mixer topology. Both, the LNA and mixer, are configured as pseudo-differential structures to realize a high IIP3 at the expense of a lower second-order intermodulation intercept point (IIP2) compared with fullydifferential structures. However, as labeled in Fig. 3(b) , the LNA load and the DC-decoupling capacitor between the LNA and mixer constitute a high-pass filter that attenuates the secondorder intermodulation (IM2) component from the LNA. Another distinguishing characteristic of the presented mixer stage is that the negative capacitance generation of this design partially cancels C P and reduces the down-converted IM2 current. 
III. EXPERIMENTAL RESULTS
The proposed RF front-end was fabricated in a 0.13 μm CMOS process and packaged in a QFN-24 package. Fig. 4 displays the die in the package with bonding wires. The prototype chip includes six single-ended inductors and the active area is less than 0.5 mm 2 . However, the layout area could be reduced if one differential inductor can replace two single-ended inductors in Fig. 1 , or if the bonding wire lengths are increased to replace a portion or all of the 2.3 nH inductor and the 3.9 nH inductor, which would require extra/separate pads in the latter case. dBm. An offchip balun was used for the single-ended to differential conversion of the 2.4 GHz RF input signal. The outputs of the front-end were connected to two off-chip op-amps and combined with a 1 : 1 balun to drive the 50 Ω impedance of the signal analyzer. An external −6 dBm LO signal was applied through a 1 : 1 balun (∼0.2 dB loss) with resistive matching. The measured 5.5 dB loss of the input balun and cables were de-embedded from all measurement results. The measured IF output bandwidth is 30 MHz due to the mixer being loaded with capacitances from the pad, package, and off-chip op-amps. There is a 10.3 dB gain loss associated with the test buffer, output balun and cables, as annotated in Fig. 5(a) . Two-tone test with inputs at [f LO + 8 MHz, f LO + 10 MHz] demonstrate an in-band IIP3 of −4.5 dBm extrapolated from the measured data points in Fig. 6(a) . For an input power of −31.5 dBm, the IM3 after the output balun is 54.2 dBc as indicated in Fig. 6(b) , which is also plotted from measurements with different mixer bias currents [ Fig. 6(c) ] and intermediate frequencies [ Fig. 6(d) ]. The results in Fig. 6(c) reveal that the proposed linearization helps to achieve an IIP3 above −10 dBm and more than 21 dB voltage gain with mixer bias currents ranging from 240 μA to 360 μA. The dependence of linearity on bias currents was also observed in simulations, and it is theoretically expected due to the operating point dependence of the nonlinearity coefficients [5] , [7] , [8] . As can be observed in Fig. 6(d) , the IM3 varies less than 0.5 dB when the two tones are swept from [f LO + 3 MHz, f LO + 4 MHz] to [f LO + 9 MHz, f LO + 10 MHz], confirming the robustness of the linearization method over frequency.
As shown in Fig. 7 , a voltage gain of 22.7 dB was measured at 2.4 GHz with S11 below −13 dB, and a total double-sideband (DSB) NF of 6.3 dB at 10 MHz IF is achieved with LO power of approximately −6 dBm. The input-referred 1 dB-compression point (P 1 dB ) is −19.8 dBm, which is limited by the voltage headroom in the mixer stage. Even though the LO power is low in the proposed design, the IIP2 reaches 20.8 dBm, which meets the IIP2 requirement (10.5 dBm) for the ZigBee standard. The simulation results in Fig. 6(a) and Fig. 7(a) -(c) were obtained with models of bonding and package parasitics, which is particularly important for accurate S11 parameter results.
IV. CONCLUSION
The simulated and measured performance parameters of the front-end are summarized in Table I [9], [10] . The measured 1 dB compression point is 5.4 dB higher because the output (Table I) , this work succeeds in squeezing the power and improving in-band IIP3 with a 0.7 V supply while maintaining sufficient NF and IIP2 performance. The SFDR is included as figure of merit in Table I , assuming a bandwidth of 2 MHz and minimum signal-to-noise ratio (SNR) of 4 dB for comparison. The presented RF front-end achieves better SFDR performance than the other sub-mW works, even though its SFDR was calculated with in-band IIP3 which is typically worse than the out-of-band IIP3 with RF and baseband filtering.
